... | @@ -88,7 +88,7 @@ Updates the memory context such that all the memories are updated to their curre |
... | @@ -88,7 +88,7 @@ Updates the memory context such that all the memories are updated to their curre |
|
Raises `Failure "Register [id] is not connected"` if the value the register labelled by `[id]`is supposed to be taking is not present in the context ; `Failure "write_enable input for RAM [id] is a bus"` if the RAM registered by `id` has its argument `write_enable` represented as a bus.
|
|
Raises `Failure "Register [id] is not connected"` if the value the register labelled by `[id]`is supposed to be taking is not present in the context ; `Failure "write_enable input for RAM [id] is a bus"` if the RAM registered by `id` has its argument `write_enable` represented as a bus.
|
|
|
|
|
|
## `init : Netlist_ast.program -> unit`
|
|
## `init : Netlist_ast.program -> unit`
|
|
Initiallizes the memory to be full of zeroes at the good size.
|
|
Initializes the memory to be full of zeroes at the good size, and the ROM according to the values inputted by the user (cf [the related doc](implementation#initialization))
|
|
|
|
|
|
## `input_wire : Netlist_ast.ident -> unit`
|
|
## `input_wire : Netlist_ast.ident -> unit`
|
|
Updates the context such that the provided identifier is mapped to the bit given by the user in `stdin`, in the form of an integer.
|
|
Updates the context such that the provided identifier is mapped to the bit given by the user in `stdin`, in the form of an integer.
|
... | | ... | |